[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20160401151532.3c596206@xhacker>
Date: Fri, 1 Apr 2016 15:15:32 +0800
From: Jisheng Zhang <jszhang@...vell.com>
To: David Miller <davem@...emloft.net>
CC: <thomas.petazzoni@...e-electrons.com>, <netdev@...r.kernel.org>,
<linux-kernel@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>
Subject: Re: [PATCH] net: mvneta: replace MVNETA_CPU_D_CACHE_LINE_SIZE with
L1_CACHE_BYTES
Hi David, Thomas,
On Thu, 31 Mar 2016 16:47:10 -0400 David Miller wrote:
> From: Thomas Petazzoni <thomas.petazzoni@...e-electrons.com>
> Date: Thu, 31 Mar 2016 22:37:35 +0200
>
> > Hello,
> >
> > On Thu, 31 Mar 2016 15:15:47 -0400 (EDT), David Miller wrote:
> >> From: Jisheng Zhang <jszhang@...vell.com>
> >> Date: Wed, 30 Mar 2016 19:55:21 +0800
> >>
> >> > The mvneta is also used in some Marvell berlin family SoCs which may
> >> > have 64bytes cacheline size. Replace the MVNETA_CPU_D_CACHE_LINE_SIZE
> >> > usage with L1_CACHE_BYTES.
> >> >
> >> > And since dma_alloc_coherent() is always cacheline size aligned, so
> >> > remove the align checks.
> >> >
> >> > Signed-off-by: Jisheng Zhang <jszhang@...vell.com>
> >>
> >> Applied.
> >
> > A new version of the patch was sent, which more rightfully uses
> > cache_line_size(), see:
> >
> > "[PATCH v2] net: mvneta: replace MVNETA_CPU_D_CACHE_LINE_SIZE with cache_line_size"
>
> Sorry about that.
>
> Send me a realtive fixup patch if you like.
>
Sorry about inconvenience, I'll send out fixup patch.
Thanks,
Jisheng
Powered by blists - more mailing lists