[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <1460553778-1662-1-git-send-email-purna.mandal@microchip.com>
Date: Wed, 13 Apr 2016 18:52:57 +0530
From: Purna Chandra Mandal <purna.mandal@...rochip.com>
To: <linux-kernel@...r.kernel.org>, <linux-spi@...r.kernel.org>
CC: Mark Brown <broonie@...nel.org>,
Purna Chandra Mandal <purna.mandal@...rochip.com>,
Kumar Gala <galak@...eaurora.org>,
Ian Campbell <ijc+devicetree@...lion.org.uk>,
Rob Herring <robh+dt@...nel.org>,
Pawel Moll <pawel.moll@....com>,
Mark Rutland <mark.rutland@....com>,
<devicetree@...r.kernel.org>
Subject: [PATCH v2 1/2] spi: pic32-sqi: add binding document for PIC32 Quad-SPI driver.
Document Device tree bindings for the quad SPI peripheral
found on Microchip PIC32 class devices.
Signed-off-by: Purna Chandra Mandal <purna.mandal@...rochip.com>
Cc: Kumar Gala <galak@...eaurora.org>
Cc: Ian Campbell <ijc+devicetree@...lion.org.uk>
Cc: Rob Herring <robh+dt@...nel.org>
Cc: Pawel Moll <pawel.moll@....com>
Cc: Mark Rutland <mark.rutland@....com>
Cc: Mark Brown <broonie@...nel.org>
---
Changes in v2: None
Documentation/devicetree/bindings/spi/sqi-pic32.txt | 18 ++++++++++++++++++
1 file changed, 18 insertions(+)
create mode 100644 Documentation/devicetree/bindings/spi/sqi-pic32.txt
diff --git a/Documentation/devicetree/bindings/spi/sqi-pic32.txt b/Documentation/devicetree/bindings/spi/sqi-pic32.txt
new file mode 100644
index 0000000..5af9fab
--- /dev/null
+++ b/Documentation/devicetree/bindings/spi/sqi-pic32.txt
@@ -0,0 +1,18 @@
+Microchip PIC32 Quad SPI controller
+-----------------------------------
+Required properties:
+- compatible: Should be "microchip,pic32mzda-sqi".
+- reg: Address and length of SQI controller register space.
+- interrupts: Should contain SQI interrupt.
+- clocks: Should contain phandle of two clocks in sequence, clock that drives
+ clock on SPI bus and clock that drives SQI controller.
+- clock-names: Should be "spi_ck" and "reg_ck" in order.
+
+Example:
+ sqi1: sqi@...e2000 {
+ compatible = "microchip,pic32mzda-sqi";
+ reg = <0x1f8e2000 0x200>;
+ clocks = <&rootclk REF2CLK>, <&rootclk PB5CLK>;
+ clock-names = "spi_ck", "reg_ck";
+ interrupts = <169 IRQ_TYPE_LEVEL_HIGH>;
+ };
--
1.8.3.1
Powered by blists - more mailing lists