linux-kernel - RE: [PATCH] PCI: Designware: remove wrong RC memory base/limit configuration

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <EE11001F9E5DDD47B7634E2F8A612F2E1ED55444@lhreml503-mbs>
Date:	Sat, 16 Apr 2016 11:05:25 +0000
From:	Gabriele Paoloni <gabriele.paoloni@...wei.com>
To:	kbuild test robot <lkp@...el.com>
CC:	"kbuild-all@...org" <kbuild-all@...org>,
	"pratyush.anand@...il.com" <pratyush.anand@...il.com>,
	"jingoohan1@...il.com" <jingoohan1@...il.com>,
	Linuxarm <linuxarm@...wei.com>,
	"linux-pci@...r.kernel.org" <linux-pci@...r.kernel.org>,
	"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
	"helgaas@...nel.org" <helgaas@...nel.org>
Subject: RE: [PATCH] PCI: Designware: remove wrong RC memory base/limit
 configuration

> -----Original Message-----
> From: kbuild test robot [mailto:lkp@...el.com]
> Sent: 15 April 2016 17:24
> To: Gabriele Paoloni
> Cc: kbuild-all@...org; pratyush.anand@...il.com; jingoohan1@...il.com;
> Gabriele Paoloni; Linuxarm; linux-pci@...r.kernel.org; linux-
> kernel@...r.kernel.org; helgaas@...nel.org
> Subject: Re: [PATCH] PCI: Designware: remove wrong RC memory base/limit
> configuration
> 
> Hi gabriele,
> 
> [auto build test WARNING on pci/next]
> [also build test WARNING on v4.6-rc3 next-20160415]
> [if your patch is applied to the wrong git tree, please drop us a note
> to help improving the system]
> 
> url:    https://github.com/0day-ci/linux/commits/Gabriele-Paoloni/PCI-
> Designware-remove-wrong-RC-memory-base-limit-configuration/20160416-
> 000746
> base:   https://git.kernel.org/pub/scm/linux/kernel/git/helgaas/pci.git
> next
> config: x86_64-randconfig-x011-201615 (attached as .config)
> reproduce:
>         # save the attached .config to linux build tree
>         make ARCH=x86_64
> 
> All warnings (new ones prefixed by >>):
> 
>    drivers/pci/host/pcie-designware.c: In function 'dw_pcie_setup_rc':
> >> drivers/pci/host/pcie-designware.c:732:6: warning: unused variable
> 'memlimit' [-Wunused-variable]
>      u32 memlimit;
>          ^
> >> drivers/pci/host/pcie-designware.c:731:6: warning: unused variable
> 'membase' [-Wunused-variable]
>      u32 membase;
>          ^

Just sent v2 to fix this

Gab

> 
> vim +/memlimit +732 drivers/pci/host/pcie-designware.c
> 
> 4b1ced84 Jingoo Han    2013-07-31  725  	.write = dw_pcie_wr_conf,
> 340cba60 Jingoo Han    2013-06-21  726  };
> 340cba60 Jingoo Han    2013-06-21  727
> 4b1ced84 Jingoo Han    2013-07-31  728  void dw_pcie_setup_rc(struct
> pcie_port *pp)
> 340cba60 Jingoo Han    2013-06-21  729  {
> 340cba60 Jingoo Han    2013-06-21  730  	u32 val;
> 340cba60 Jingoo Han    2013-06-21 @731  	u32 membase;
> 340cba60 Jingoo Han    2013-06-21 @732  	u32 memlimit;
> 340cba60 Jingoo Han    2013-06-21  733
> 66c5c34b Mohit Kumar   2014-04-14  734  	/* set the number of lanes */
> f7b7868c Seungwon Jeon 2013-08-28  735  	dw_pcie_readl_rc(pp,
> PCIE_PORT_LINK_CONTROL, &val);
> 
> :::::: The code at line 732 was first introduced by commit
> :::::: 340cba6092c2c1688629d327b74e7eb746a571a7 pci: Add PCIe driver
> for Samsung Exynos
> 
> :::::: TO: Jingoo Han <jg1.han@...sung.com>
> :::::: CC: Arnd Bergmann <arnd@...db.de>
> 
> ---
> 0-DAY kernel test infrastructure                Open Source Technology
> Center
> https://lists.01.org/pipermail/kbuild-all                   Intel
> Corporation