lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <874mazcted.wl-ysato@users.sourceforge.jp>
Date:	Mon, 18 Apr 2016 15:39:38 +0900
From:	Yoshinori Sato <ysato@...rs.sourceforge.jp>
To:	Stephen Boyd <sboyd@...eaurora.org>
Cc:	Michael Turquette <mturquette@...libre.com>,
	linux-clk@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH] clk: Add 16bit register access for clk-divider.

On Sat, 16 Apr 2016 09:06:35 +0900,
Stephen Boyd wrote:
> 
> On 04/14, Yoshinori Sato wrote:
> > Some SoC use 16bit-word register. And required 16bit-word access.
> > This changes add 16-bit access mode.
> > 
> > Signed-off-by: Yoshinori Sato <ysato@...rs.sourceforge.jp>
> 
> Please implement a custom divider for your hardware instead of
> adding this support to the core. You can call functions such as
> divider_recalc_rate(), divider_round_rate(), and
> divider_get_val() to get the appropriate register values and then
> have the readw/writew in your custom driver instead.

OK.

> -- 
> Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
> a Linux Foundation Collaborative Project

-- 
Yoshinori Sato
<ysato@...rs.sourceforge.jp>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ