| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <1461150414-29638-1-git-send-email-zhengxing@rock-chips.com> Date: Wed, 20 Apr 2016 19:06:48 +0800 From: Xing Zheng <zhengxing@...k-chips.com> To: linux-rockchip@...ts.infradead.org Cc: heiko@...ech.de, huangtao@...k-chips.com, elaine.zhang@...k-chips.com, jay.xu@...k-chips.com, dianders@...omium.org, Xing Zheng <zhengxing@...k-chips.com>, devicetree@...r.kernel.org, Michael Turquette <mturquette@...libre.com>, Stephen Boyd <sboyd@...eaurora.org>, Kumar Gala <galak@...eaurora.org>, linux-kernel@...r.kernel.org, Ian Campbell <ijc+devicetree@...lion.org.uk>, Rob Herring <robh+dt@...nel.org>, Pawel Moll <pawel.moll@....com>, Mark Rutland <mark.rutland@....com>, linux-clk@...r.kernel.org, linux-arm-kernel@...ts.infradead.org Subject: [PATCH 0/6] Fix the clock controller driver for the RK3399 Hi, This patchset fix some issues and optimized some features for the RK3399 clock controller in the development process. Thanks. Xing Zheng (6): clk: rockchip: rk3399: export some necessary clock IDs clk: rockchip: rk3399: add some frequencies on the PLL table clk: rockchip: rk3399: drop unnecessary CLK_IGNORE_UNUSED flags clk: rockchip: rk3399: update necessary critical clocks clk: rockchip: rk3399: fix the cifout clock clk: rockchip: rk3399: fix the gate bit for i2c4 and i2c8 drivers/clk/rockchip/clk-rk3399.c | 416 ++++++++++++++++++-------------- include/dt-bindings/clock/rk3399-cru.h | 5 +- 2 files changed, 243 insertions(+), 178 deletions(-) -- 1.7.9.5
Powered by blists - more mailing lists