linux-kernel - Re: [PATCH V3 04/11] CRIS v32: nand: set ECC algorithm explicitly

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:	Thu, 21 Apr 2016 20:44:39 +0000
From:	Mikael Starvik <mikael.starvik@...s.com>
To:	Rafał Miłecki <zajec5@...il.com>
CC:	Boris Brezillon <boris.brezillon@...e-electrons.com>,
	"linux-mtd@...ts.infradead.org" <linux-mtd@...ts.infradead.org>,
	"Jesper Nilsson" <jespern@...s.com>,
	Brian Norris <computersforpeace@...il.com>,
	linux-cris-kernel <linux-cris-kernel@...s.com>,
	open list <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH V3 04/11] CRIS v32: nand: set ECC algorithm explicitly

Acked-by: Mikael Starvik <starvik@...s.com>

> 17 apr. 2016 kl. 22:53 skrev Rafał Miłecki <zajec5@...il.com>:
> 
> This is part of process deprecating NAND_ECC_SOFT_BCH (and switching to
> enum nand_ecc_algo).
> 
> Signed-off-by: Rafał Miłecki <zajec5@...il.com>
> ---
> arch/cris/arch-v32/drivers/mach-a3/nandflash.c | 1 +
> arch/cris/arch-v32/drivers/mach-fs/nandflash.c | 1 +
> 2 files changed, 2 insertions(+)
> 
> diff --git a/arch/cris/arch-v32/drivers/mach-a3/nandflash.c b/arch/cris/arch-v32/drivers/mach-a3/nandflash.c
> index 5aa3f51..3f646c7 100644
> --- a/arch/cris/arch-v32/drivers/mach-a3/nandflash.c
> +++ b/arch/cris/arch-v32/drivers/mach-a3/nandflash.c
> @@ -157,6 +157,7 @@ struct mtd_info *__init crisv32_nand_flash_probe(void)
>   /* 20 us command delay time */
>   this->chip_delay = 20;
>   this->ecc.mode = NAND_ECC_SOFT;
> +    this->ecc.algo = NAND_ECC_HAMMING;
> 
>   /* Enable the following for a flash based bad block table */
>   /* this->bbt_options = NAND_BBT_USE_FLASH; */
> diff --git a/arch/cris/arch-v32/drivers/mach-fs/nandflash.c b/arch/cris/arch-v32/drivers/mach-fs/nandflash.c
> index a7c17b0..a745405 100644
> --- a/arch/cris/arch-v32/drivers/mach-fs/nandflash.c
> +++ b/arch/cris/arch-v32/drivers/mach-fs/nandflash.c
> @@ -148,6 +148,7 @@ struct mtd_info *__init crisv32_nand_flash_probe(void)
>   /* 20 us command delay time */
>   this->chip_delay = 20;
>   this->ecc.mode = NAND_ECC_SOFT;
> +    this->ecc.algo = NAND_ECC_HAMMING;
> 
>   /* Enable the following for a flash based bad block table */
>   /* this->bbt_options = NAND_BBT_USE_FLASH; */
> -- 
> 1.8.4.5
>