[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1461321071-6431-11-git-send-email-pchiu@nvidia.com>
Date: Fri, 22 Apr 2016 18:31:10 +0800
From: Penny Chiu <pchiu@...dia.com>
To: <swarren@...dotorg.org>, <thierry.reding@...il.com>,
<gnurou@...il.com>, <pdeschrijver@...dia.com>,
<pgaikwad@...dia.com>, <rjw@...ysocki.net>,
<viresh.kumar@...aro.org>
CC: <mturquette@...libre.com>, <sboyd@...eaurora.org>,
<linux-tegra@...r.kernel.org>, <linux-clk@...r.kernel.org>,
<linux-pwm@...r.kernel.org>, <linux-pm@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>, Penny Chiu <pchiu@...dia.com>
Subject: [PATCH 10/11] arm64: tegra: Add clock properties on cpu0 for Tegra210
Add clocks, clock-names, and clock-latency into cpu0 node.
These properties will be used by cpufreq driver.
Signed-off-by: Penny Chiu <pchiu@...dia.com>
---
arch/arm64/boot/dts/nvidia/tegra210.dtsi | 6 ++++++
1 file changed, 6 insertions(+)
diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
index 204d9cd..1a85857 100644
--- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
@@ -782,6 +782,12 @@
device_type = "cpu";
compatible = "arm,cortex-a57";
reg = <0>;
+ clocks = <&tegra_car TEGRA210_CLK_CCLK_G>,
+ <&tegra_car TEGRA210_CLK_PLL_X>,
+ <&tegra_car TEGRA210_CLK_PLL_P_OUT4>,
+ <&dfll>;
+ clock-names = "cpu_g", "pll_x", "pll_p", "dfll";
+ clock-latency = <300000>;
};
cpu@1 {
--
2.8.1
Powered by blists - more mailing lists