[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <51817650.ZWFPAKxQiK@wuerfel>
Date: Tue, 26 Apr 2016 00:13:53 +0200
From: Arnd Bergmann <arnd@...db.de>
To: linux-arm-kernel@...ts.infradead.org
Cc: Masahiro Yamada <yamada.masahiro@...ionext.com>,
Russell King <linux@....linux.org.uk>,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH] ARM: cache-uniphier: activate ways for secondary CPUs
On Friday 15 April 2016 16:05:46 Masahiro Yamada wrote:
> This outer cache allows to control active ways independently for
> each CPU, but currently nothing is done for secondary CPUs. In
> other words, all the ways are locked for secondary CPUs by default.
> This commit fixes it to fully bring out the performance of this
> outer cache.
>
> There would be two possible ways to achieve this:
>
> [1] Each CPU initializes active ways for itself. This can be done
> via the SSCLPDAWCR register. This is a banked register, so each
> CPU sees a different instance of the register.
>
> [2] The master CPU initializes active ways for all the CPUs. This
> is available via SSCDAWCARMR(N) registers. They are mapped at
> the address SSCDAWCARMR + 4 * N, where N is the CPU number.
>
> Currently, the outer cache frame work does not support a per-CPU
> init callback. So this commit adopts [2]; the master CPU iterates
> over possible CPUs setting up SSCDAWCARMR(N) registers.
>
> Unfortunately, the register offsets of SSCDAWCARMR(N) are different
> by SoC. We can live with it by checking the version register.
>
> Signed-off-by: Masahiro Yamada <yamada.masahiro@...ionext.com>
>
Applied to next/soc, thanks!
I'm a little lost with the patches you send, could you check that
I have applied all the ones you sent for 4.7 so far?
Arnd
Powered by blists - more mailing lists