[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date: Thu, 5 May 2016 17:39:37 +0100
From: Marc Zyngier <marc.zyngier@....com>
To: Ray Jui <ray.jui@...adcom.com>,
Thomas Gleixner <tglx@...utronix.de>,
Jason Cooper <jason@...edaemon.net>
Cc: linux-kernel@...r.kernel.org,
bcm-kernel-feedback-list@...adcom.com,
linux-arm-kernel@...ts.infradead.org,
Alex Barba <alex.barba@...adcom.com>
Subject: Re: [PATCH v3] irqchip/gic-v2m: Add workaround for Broadcom NS2
GICv2m erratum
On 05/05/16 17:32, Ray Jui wrote:
> Alex Barba <alex.barba@...adcom.com> discovered Broadcom NS2 GICv2m
> implementation has an erratum where the MSI data needs to be the SPI
> number subtracted by an offset of 32, for the correct MSI interrupt
> to be triggered.
>
> Here we are adding the workaround based on readings from the MSI_IIDR
> register, which contains a value unique to Broadcom NS2 GICv2m
>
> Reported-by: Alex Barba <alex.barba@...adcom.com>
> Signed-off-by: Ray Jui <ray.jui@...adcom.com>
Acked-by: Marc Zyngier <marc.zyngier@....com>
I'll queue that for 4.7.
Thanks,
M.
--
Jazz is not dead. It just smells funny...
Powered by blists - more mailing lists