[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <CAFEAcA-D65n6R-Eams-FnY+ktXnM94E5dq1WaUESNtrQk141sg@mail.gmail.com>
Date: Tue, 10 May 2016 11:43:00 +0100
From: Peter Maydell <peter.maydell@...aro.org>
To: Marc Zyngier <marc.zyngier@....com>
Cc: Thomas Gleixner <tglx@...utronix.de>,
Jason Cooper <jason@...edaemon.net>,
lkml - Kernel Mailing List <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH] irqchip/gic-v3: Configure all interrupts as non-secure Group-1
On 10 May 2016 at 11:21, Marc Zyngier <marc.zyngier@....com> wrote:
> The GICv3 driver wrongly assumes that it runs on the non-secure
> side of a secure-enabled system, while it could be on a system
> with a single security state, or a GICv3 with GICD_CTLR.DS set.
>
> Either way, it is important to configure this properly, or
> interrupts will simply not be delivered on this HW.
>
> Cc: stable@...r.kernel.org
> Reported-by: Peter Maydell <peter.maydell@...aro.org>
> Signed-off-by: Marc Zyngier <marc.zyngier@....com>
> ---
> It is getting a bit late for 4.6, so I plan to put this on top of
> the 4.7 stuff, and let it trickle down to the stable trees (hence
> the CC to stable).
Tested-by: Peter Maydell <peter.maydell@...aro.org>
(using a QEMU with GICv3 emulation, which is how I found this bug
in the first place.)
thanks
-- PMM
Powered by blists - more mailing lists