[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <tip-e2724e9d969294879936daf7833d4adda26c8efc@git.kernel.org>
Date: Thu, 12 May 2016 05:34:02 -0700
From: tip-bot for Jeremy Compostella <tipbot@...or.com>
To: linux-tip-commits@...r.kernel.org
Cc: mingo@...nel.org, jeremy.compostella@...el.com, hpa@...or.com,
linux-kernel@...r.kernel.org, tglx@...utronix.de
Subject: [tip:x86/urgent] x86/tsc: Add missing Cherrytrail frequency to the
table
Commit-ID: e2724e9d969294879936daf7833d4adda26c8efc
Gitweb: http://git.kernel.org/tip/e2724e9d969294879936daf7833d4adda26c8efc
Author: Jeremy Compostella <jeremy.compostella@...el.com>
AuthorDate: Wed, 11 May 2016 17:23:34 +0200
Committer: Thomas Gleixner <tglx@...utronix.de>
CommitDate: Thu, 12 May 2016 14:27:14 +0200
x86/tsc: Add missing Cherrytrail frequency to the table
Intel Cherrytrail is based on Airmont core so MSR_FSB_FREQ[2:0] = 4
means that the CPU reference clock runs at 80MHz. Add this missing
frequency to the table.
Signed-off-by: Jeremy Compostella <jeremy.compostella@...el.com>
Link: http://lkml.kernel.org/r/87y47gty89.fsf@intel.com
Signed-off-by: Thomas Gleixner <tglx@...utronix.de>
---
arch/x86/kernel/tsc_msr.c | 3 +++
1 file changed, 3 insertions(+)
diff --git a/arch/x86/kernel/tsc_msr.c b/arch/x86/kernel/tsc_msr.c
index 6aa0f4d..9911a06 100644
--- a/arch/x86/kernel/tsc_msr.c
+++ b/arch/x86/kernel/tsc_msr.c
@@ -23,6 +23,7 @@
#include <asm/param.h>
/* CPU reference clock frequency: in KHz */
+#define FREQ_80 80000
#define FREQ_83 83200
#define FREQ_100 99840
#define FREQ_133 133200
@@ -56,6 +57,8 @@ static struct freq_desc freq_desc_tables[] = {
{ 6, 0x37, 1, { FREQ_83, FREQ_100, FREQ_133, FREQ_166, 0, 0, 0, 0 } },
/* ANN */
{ 6, 0x5a, 1, { FREQ_83, FREQ_100, FREQ_133, FREQ_100, 0, 0, 0, 0 } },
+ /* AIRMONT */
+ { 6, 0x4c, 1, { FREQ_83, FREQ_100, FREQ_133, FREQ_166, FREQ_80, 0, 0, 0 } },
};
static int match_cpu(u8 family, u8 model)
Powered by blists - more mailing lists