| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Wed, 01 Jun 2016 17:12:05 -0700 From: Dave Hansen <dave@...1.net> To: linux-kernel@...r.kernel.org Cc: x86@...nel.org, Dave Hansen <dave@...1.net>, dave.hansen@...ux.intel.com, peterz@...radead.org, tglx@...utronix.de Subject: [PATCH 06/20] x86, msr: add missing Intel models From: Dave Hansen <dave.hansen@...ux.intel.com> This patch presumes that Kabylake and Skylake Server will be the same as the existing Skylake parts and adds them to the MSR events code. Also add handling for "WESTMERE2". Signed-off-by: Dave Hansen <dave.hansen@...ux.intel.com> Cc: Peter Zijlstra <peterz@...radead.org> Cc: Thomas Gleixner <tglx@...utronix.de> --- b/arch/x86/events/msr.c | 4 ++++ 1 file changed, 4 insertions(+) diff -puN arch/x86/events/msr.c~x86-intel-familites-msr-fix arch/x86/events/msr.c --- a/arch/x86/events/msr.c~x86-intel-familites-msr-fix 2016-06-01 15:45:05.061984244 -0700 +++ b/arch/x86/events/msr.c 2016-06-01 15:45:05.064984381 -0700 @@ -40,6 +40,7 @@ static bool test_intel(int idx) case INTEL_FAM6_MODEL_NEHALEM_EX: case INTEL_FAM6_MODEL_WESTMERE: + case INTEL_FAM6_MODEL_WESTMERE2: case INTEL_FAM6_MODEL_WESTMERE_EP: case INTEL_FAM6_MODEL_WESTMERE_EX: @@ -68,6 +69,9 @@ static bool test_intel(int idx) case INTEL_FAM6_MODEL_SKYLAKE_MOBILE: case INTEL_FAM6_MODEL_SKYLAKE_DESKTOP: + case INTEL_FAM6_MODEL_SKYLAKE_X: + case INTEL_FAM6_MODEL_KABYLAKE_MOBILE: + case INTEL_FAM6_MODEL_KABYLAKE_DESKTOP: if (idx == PERF_MSR_SMI || idx == PERF_MSR_PPERF) return true; break; _
Powered by blists - more mailing lists