[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <9a9ac449-4c14-e0fa-5637-5ca7aac321aa@codeaurora.org>
Date: Thu, 2 Jun 2016 19:48:38 +0530
From: "Banavathi, Pradeep" <pradeepb@...eaurora.org>
To: Stephen Boyd <sboyd@...eaurora.org>,
Abhishek Sahu <absahu@...eaurora.org>
Cc: andy.gross@...aro.org, david.brown@...aro.org, robh+dt@...nel.org,
pawel.moll@....com, mark.rutland@....com,
ijc+devicetree@...lion.org.uk, mturquette@...libre.com,
galak@...eaurora.org, mmcclint@...eaurora.org,
varada@...eaurora.org, sricharan@...eaurora.org,
architt@...eaurora.org, ntelkar@...eaurora.org,
linux-arm-msm@...r.kernel.org, linux-soc@...r.kernel.org,
linux-clk@...r.kernel.org, linux-kernel@...r.kernel.org,
devicetree@...r.kernel.org
Subject: Re: [PATCH 1/5] clk: qcom: ipq4019: Modified the fixed clock rate to
proper values
The PLLs on IPQ4019 cannot be reconfigured by design. The recommendation
is to program these PLLS only once. Since, the Bootloaders configure
the PLLs and clocks already. we did not support the recalc rate and
marked them as fixed clocks.
On 6/2/2016 3:48 AM, Stephen Boyd wrote:
> This was a temporary solution until the PLL recalc code could be
> written. When is the real clk driver coming so we can get rid of
> these fixed rate clks being registered in this driver?
Powered by blists - more mailing lists