[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20160602191532.GA23619@chewinlnx07.qualcomm.com>
Date: Fri, 3 Jun 2016 00:45:32 +0530
From: Abhishek Sahu <absahu@...eaurora.org>
To: Stephen Boyd <sboyd@...eaurora.org>
Cc: "Banavathi, Pradeep" <pradeepb@...eaurora.org>,
andy.gross@...aro.org, david.brown@...aro.org, robh+dt@...nel.org,
pawel.moll@....com, mark.rutland@....com,
ijc+devicetree@...lion.org.uk, mturquette@...libre.com,
galak@...eaurora.org, mmcclint@...eaurora.org,
varada@...eaurora.org, sricharan@...eaurora.org,
architt@...eaurora.org, ntelkar@...eaurora.org,
linux-arm-msm@...r.kernel.org, linux-soc@...r.kernel.org,
linux-clk@...r.kernel.org, linux-kernel@...r.kernel.org,
devicetree@...r.kernel.org
Subject: Re: [PATCH 1/5] clk: qcom: ipq4019: Modified the fixed clock rate to
proper values
On Thu, Jun 02, 2016 at 11:35:40AM -0700, Stephen Boyd wrote:
> On 06/02, Banavathi, Pradeep wrote:
> > The PLLs on IPQ4019 cannot be reconfigured by design. The
> > recommendation is to program these PLLS only once. Since, the
> > Bootloaders configure the PLLs and clocks already. we did not
> > support the recalc rate and marked them as fixed clocks.
> >
>
> (Please don't top post)
>
> That doesn't matter. We recalculate PLL rates on all other qcom
> SoCs by reading the hardware even though an overwhelming majority
> of them are fixed by the bootloader.
>
We will check for this. Already we added the APSS CPU PLL divider
in clock framework in next 3 patches of this patchset. Could you
please review the same so that we can follow the similar thing for
other PLL and dividers.
> --
> Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
> a Linux Foundation Collaborative Project
Powered by blists - more mailing lists