linux-kernel - Re: [RFC PATCH v1 2/6] clk: rockchip: rk3399: add SCLK

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:	Fri, 03 Jun 2016 14:36:53 +0200
From:	Heiko Stübner <heiko@...ech.de>
To:	Shawn Lin <shawn.lin@...k-chips.com>
Cc:	Lin Huang <hl@...k-chips.com>, mark.yao@...k-chips.com,
	myungjoo.ham@...sung.com, huangtao@...k-chips.com,
	typ@...k-chips.com, airlied@...ux.ie, mturquette@...libre.com,
	dbasehore@...omium.org, sboyd@...eaurora.org,
	linux-kernel@...r.kernel.org, dri-devel@...ts.freedesktop.org,
	dianders@...omium.org, linux-rockchip@...ts.infradead.org,
	kyungmin.park@...sung.com, linux-clk@...r.kernel.org,
	linux-arm-kernel@...ts.infradead.org
Subject: Re: [RFC PATCH v1 2/6] clk: rockchip: rk3399: add SCLK_DDRCLK ID for ddrc

Hi Shawn,

Am Freitag, 3. Juni 2016, 20:34:52 schrieb Shawn Lin:
> How about merge it into your patch#3.

see comments from Doug and me on previous version.

clock-ids should always be separate patches, as we will need them in both 
clock and devicetree branches, so they must be in a separate branch shared 
between clock and dts branches.


Heiko

> On 2016/6/3 17:55, Lin Huang wrote:
> > Signed-off-by: Lin Huang <hl@...k-chips.com>
> > ---
> > Changes in v1:
> > - None
> > 
> >  include/dt-bindings/clock/rk3399-cru.h | 1 +
> >  1 file changed, 1 insertion(+)
> > 
> > diff --git a/include/dt-bindings/clock/rk3399-cru.h
> > b/include/dt-bindings/clock/rk3399-cru.h index 50a44cf..8a0f0442 100644
> > --- a/include/dt-bindings/clock/rk3399-cru.h
> > +++ b/include/dt-bindings/clock/rk3399-cru.h
> > @@ -131,6 +131,7 @@
> > 
> >  #define SCLK_DPHY_RX0_CFG		165
> >  #define SCLK_RMII_SRC			166
> >  #define SCLK_PCIEPHY_REF100M		167
> > 
> > +#define SCLK_DDRCLK			168
> > 
> >  #define DCLK_VOP0			180
> >  #define DCLK_VOP1			181