| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <1465122046-9645-109-git-send-email-w@1wt.eu> Date: Sun, 5 Jun 2016 12:20:11 +0200 From: Willy Tarreau <w@....eu> To: linux-kernel@...r.kernel.org, stable@...r.kernel.org Cc: Sascha Hauer <s.hauer@...gutronix.de>, Dinh Nguyen <dinguyen@...nsource.altera.com>, Kevin Hilman <khilman@...libre.com>, Greg Kroah-Hartman <gregkh@...uxfoundation.org>, Willy Tarreau <w@....eu> Subject: [PATCH 3.10 108/143] ARM: SoCFPGA: Fix secondary CPU startup in thumb2 kernel From: Sascha Hauer <s.hauer@...gutronix.de> commit 5616f36713ea77f57ae908bf2fef641364403c9f upstream. The secondary CPU starts up in ARM mode. When the kernel is compiled in thumb2 mode we have to explicitly compile the secondary startup trampoline in ARM mode, otherwise the CPU will go to Nirvana. Signed-off-by: Sascha Hauer <s.hauer@...gutronix.de> Reported-by: Steffen Trumtrar <s.trumtrar@...gutronix.de> Suggested-by: Ard Biesheuvel <ard.biesheuvel@...aro.org> Signed-off-by: Dinh Nguyen <dinguyen@...nsource.altera.com> Signed-off-by: Kevin Hilman <khilman@...libre.com> Signed-off-by: Greg Kroah-Hartman <gregkh@...uxfoundation.org> Signed-off-by: Willy Tarreau <w@....eu> --- arch/arm/mach-socfpga/headsmp.S | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm/mach-socfpga/headsmp.S b/arch/arm/mach-socfpga/headsmp.S index 9004bfb..a6f5519 100644 --- a/arch/arm/mach-socfpga/headsmp.S +++ b/arch/arm/mach-socfpga/headsmp.S @@ -12,6 +12,7 @@ __CPUINIT .arch armv7-a + .arm ENTRY(secondary_trampoline) movw r2, #:lower16:cpu1start_addr -- 2.8.0.rc2.1.gbe9624a
Powered by blists - more mailing lists