[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <alpine.DEB.2.11.1606170935560.5839@nanos>
Date: Fri, 17 Jun 2016 09:36:41 +0200 (CEST)
From: Thomas Gleixner <tglx@...utronix.de>
To: Len Brown <lenb@...nel.org>
cc: x86@...nel.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH 0/10] x86/tsc: fast calibration updates
On Fri, 17 Jun 2016, Len Brown wrote:
> Originally I wrote this series to increase TSC calibration
> accuracy and speed, but it now it also includes
> changes that are mandatory for some systems to work correctly.
> In particular, the Airmont table entires are already being
> used in products, and some BXT steppings will fail without
> the check added by patch 10.
>
> LKP tested this patch series in early April on top of 4.6-rc1
> and found a failure. That failure has been fixed
> upstream in 4.6 by commit 886123fb3a86
> (x86/tsc: Read all ratio bits from MSR_PLATFORM_INFO)
>
> So I have re-based the series on top of 4.7-rc3
> to take advantage of that fix, as well as to handle
> 3 merge conflicts due to intervening upstream commits.
Very nice work and good structured patches!
Reviewed-by: Thomas Gleixner <tglx@...utronix.de>
Powered by blists - more mailing lists