lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Fri, 17 Jun 2016 16:14:01 +0100 From: Srinivas Kandagatla <srinivas.kandagatla@...aro.org> To: Andy Gross <andy.gross@...aro.org> Cc: Rob Herring <robh+dt@...nel.org>, David Brown <david.brown@...aro.org>, devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org, linux-arm-msm@...r.kernel.org, linux-soc@...r.kernel.org, Srinivas Kandagatla <srinivas.kandagatla@...aro.org> Subject: [PATCH 04/16] arm64: dts: msm8996: add support blsp2_uart2 This patch adds bslp2_uart2 node in soc so that boards that use this uart can enable it. Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@...aro.org> --- arch/arm64/boot/dts/qcom/msm8996.dtsi | 10 ++++++++++ 1 file changed, 10 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/msm8996.dtsi b/arch/arm64/boot/dts/qcom/msm8996.dtsi index 22b770f..a1605f7 100644 --- a/arch/arm64/boot/dts/qcom/msm8996.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8996.dtsi @@ -161,6 +161,16 @@ status = "disabled"; }; + blsp2_uart2: serial@...1000 { + compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm"; + reg = <0x075b1000 0x1000>; + interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&gcc GCC_BLSP2_UART3_APPS_CLK>, + <&gcc GCC_BLSP2_AHB_CLK>; + clock-names = "core", "iface"; + status = "disabled"; + }; + msmgpio: pinctrl@...0000 { compatible = "qcom,msm8996-pinctrl"; reg = <0x01010000 0x300000>; -- 2.7.4
Powered by blists - more mailing lists