[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20160621225400.GD25121@tassilo.jf.intel.com>
Date: Tue, 21 Jun 2016 15:54:00 -0700
From: Andi Kleen <ak@...ux.intel.com>
To: David Carrillo-Cisneros <davidcc@...gle.com>
Cc: linux-kernel@...r.kernel.org, "x86@...nel.org" <x86@...nel.org>,
Ingo Molnar <mingo@...hat.com>,
Kan Liang <kan.liang@...el.com>,
Peter Zijlstra <peterz@...radead.org>
Subject: Re: [PATCH v02 2/5] perf/x86/intel: fix for MSR_LAST_BRANCH_FROM_x
bug when no TSX
> This patch introduces it for wrmsrl's done for testing LBR support.
> Future patch in series adds the quirk for context switch, that would
> be required if LBR callstack is to be enabled for ring 0.
Patches are fine for me.
Reviewed-by: Andi Kleen <ak@...ux.intel.com>
-Andi
Powered by blists - more mailing lists