lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Tue, 21 Jun 2016 21:25:02 +0530 From: Vinod Koul <vinod.koul@...el.com> To: Kedareswara rao Appana <appana.durga.rao@...inx.com> Cc: robh+dt@...nel.org, pawel.moll@....com, mark.rutland@....com, ijc+devicetree@...lion.org.uk, galak@...eaurora.org, michal.simek@...inx.com, soren.brinkmann@...inx.com, dan.j.williams@...el.com, appanad@...inx.com, moritz.fischer@...us.com, laurent.pinchart@...asonboard.com, luis@...ethencourt.com, devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org, dmaengine@...r.kernel.org Subject: Re: [PATCH 2/4] dmaengine: vdma: Add support for mulit-channel dma mode On Fri, Jun 10, 2016 at 02:42:32PM +0530, Kedareswara rao Appana wrote: > This patch adds support for AXI DMA multi-channel dma mode > Multichannel mode enables DMA to connect to multiple masters > And slaves on the streaming side. > In Multichannel mode AXI DMA supports 2D transfers. Funny formatting! Can you elobrate what you meant by Multichannel mode? This patch seems to do two things, one is to add interleaved dma support and something else. Can you explain the latter part? > /** > + * struct xilinx_mcdma_config - DMA Multi channel configuration structure > + * @tdest: Channel to operate on > + * @tid: Channel configuration > + * @tuser: Tuser configuration > + * @ax_user: ax_user value > + * @ax_cache: ax_cache value > + */ > +struct xilinx_mcdma_config { > + u8 tdest; > + u8 tid; > + u8 tuser; > + u8 ax_user; > + u8 ax_cache; can you describe these in details, what do these do, what are the values to be programmed? -- ~Vinod
Powered by blists - more mailing lists