lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date:	Wed, 6 Jul 2016 20:00:18 +0200
From:	Sebastian Hesselbarth <sebastian.hesselbarth@...il.com>
To:	Jisheng Zhang <jszhang@...vell.com>, robh+dt@...nel.org,
	pawel.moll@....com, mark.rutland@....com,
	ijc+devicetree@...lion.org.uk, galak@...eaurora.org,
	catalin.marinas@....com, will.deacon@....com
Cc:	devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
	linux-kernel@...r.kernel.org
Subject: Re: [PATCH v2] arm64: dts: berlin4ct: switch to Cortex-A53 specific
 pmu nodes

On 16.12.2015 21:30, Sebastian Hesselbarth wrote:
> On 15.12.2015 15:57, Jisheng Zhang wrote:
>> Commit ac82d1277215 ("arm64: perf: add Cortex-A53 support") adds the
>> cortex A53 PMU support, thus instead of using the generic armv8-pmuv3
>> compatibility use the more specific Cortex A53 compatibility.
>>
>> Signed-off-by: Jisheng Zhang <jszhang@...vell.com>
>> ---
>> Since v1:
>>  - keep "arm,armv8-pmuv3" as a fallback in the compatible list. Thank
>>    Arnd and Mark.
> 
> Applied to berlin64/dt with an updated commit message that
> reflects v2 changes.

Unfortunately, I was too busy to get this upstream earlier.
I re-applied this to the current berlin64/dt.

Sebastian

>>  arch/arm64/boot/dts/marvell/berlin4ct.dtsi | 2 +-
>>  1 file changed, 1 insertion(+), 1 deletion(-)
>>
>> diff --git a/arch/arm64/boot/dts/marvell/berlin4ct.dtsi b/arch/arm64/boot/dts/marvell/berlin4ct.dtsi
>> index 099ad93..f926256 100644
>> --- a/arch/arm64/boot/dts/marvell/berlin4ct.dtsi
>> +++ b/arch/arm64/boot/dts/marvell/berlin4ct.dtsi
>> @@ -115,7 +115,7 @@
>>  	};
>>  
>>  	pmu {
>> -		compatible = "arm,armv8-pmuv3";
>> +		compatible = "arm,cortex-a53-pmu", "arm,armv8-pmuv3";
>>  		interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>,
>>  			     <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>,
>>  			     <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>,
>>
> 

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ