[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date: Wed, 06 Jul 2016 19:33:08 -0700
From: Michael Turquette <mturquette@...libre.com>
To: Maxime Ripard <maxime.ripard@...e-electrons.com>,
"Stephen Boyd" <sboyd@...eaurora.org>,
"Chen-Yu Tsai" <wens@...e.org>
Cc: linux-clk@...r.kernel.org, "Hans de Goede" <hdegoede@...hat.com>,
"Boris Brezillon" <boris.brezillon@...e-electrons.com>,
"Rob Herring" <robh+dt@...nel.org>,
"Vishnu Patekar" <vishnupatekar0510@...il.com>,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
devicetree@...r.kernel.org,
"Jean-Francois Moine" <moinejf@...e.fr>,
"Maxime Ripard" <maxime.ripard@...e-electrons.com>
Subject: Re: [PATCH v3 13/14] clk: sunxi-ng: Add H3 clocks
Hi Maxime,
Quoting Maxime Ripard (2016-06-29 12:05:34)
> +static void __init sun8i_h3_ccu_setup(struct device_node *node)
> +{
> + void __iomem *reg;
> + u32 val;
> +
> + reg = of_io_request_and_map(node, 0, of_node_full_name(node));
> + if (IS_ERR(reg)) {
> + pr_err("%s: Could not map the clock registers\n",
> + of_node_full_name(node));
> + return;
> + }
> +
> + /* Force the PLL-Audio-1x divider to 4 */
> + val = readl(reg + SUN8I_H3_PLL_AUDIO_REG);
> + val &= ~GENMASK(4, 0);
> + writel(val | 3, reg + SUN8I_H3_PLL_AUDIO_REG);
> +
> + sunxi_ccu_probe(node, reg, &sun8i_h3_ccu_desc);
> +}
> +CLK_OF_DECLARE(sun8i_h3_ccu, "allwinner,sun8i-h3-ccu",
> + sun8i_h3_ccu_setup);
There are several examples of drivers that split the clocks between
"early" CLK_OF_DECLARE clocks and "late" module clocks. If you really
need early clocks (which is less likely on a 64-bit platform with
architected timers), it would be nice to pair that with a proper
platform_driver (using builtin_platform_driver most likely).
Otherwise that is my only nitpick with this series. Looks good!
Best regards,
Mike
Powered by blists - more mailing lists