lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CACgAJHyBt4TCoDjm0XGyX8usD_Wt_-7_JA918Wr4oF567wY_EA@mail.gmail.com>
Date:	Thu, 14 Jul 2016 10:28:09 -0700
From:	Tai Tri Nguyen <ttnguyen@....com>
To:	Will Deacon <will.deacon@....com>, Duc Dang <dhdang@....com>
Cc:	Mark Rutland <mark.rutland@....com>, catalin.marinas@....com,
	Joe Perches <joe@...ches.com>,
	Paul Gortmaker <paul.gortmaker@...driver.com>,
	LKML <linux-kernel@...r.kernel.org>, devicetree@...r.kernel.org,
	linux-arm-kernel <linux-arm-kernel@...ts.infradead.org>,
	patches <patches@....com>
Subject: Re: [PATCH v8 0/4] perf: Add APM X-Gene SoC Performance Monitoring
 Unit driver

Hi Will,

On Thu, Jul 14, 2016 at 6:16 AM, Will Deacon <will.deacon@....com> wrote:
> On Mon, Jul 11, 2016 at 12:05:40PM -0700, Tai Nguyen wrote:
>> In addition to the X-Gene ARM CPU performance monitoring unit (PMU), there
>> are PMU for the SoC system devices such as L3 cache(s), I/O bridge(s),
>> memory controller bridges and memory. These PMU devices are loosely
>> architected to follow the same model as the PMU for ARM cores.
>
> You might want to add commit messages to patches 1,2 and 4, but then you
> can route this via the arm-soc tree.
>
> Will

I will add the commit messages to these patches 1, 2 and 4 and rout
this via arm-soc tree.
CC: Duc (dhdang@....com)

Thanks,
-- 
Tai

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ