lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20160721210642.GB11888@localhost>
Date:	Thu, 21 Jul 2016 16:06:42 -0500
From:	Bjorn Helgaas <helgaas@...nel.org>
To:	Christoph Hellwig <hch@....de>
Cc:	linux-pci@...r.kernel.org, agordeev@...hat.com,
	linux-kernel@...r.kernel.org
Subject: Re: pci: automatic interrupt affinity for MSI/MSI-X capable devices
 V2

On Tue, Jul 12, 2016 at 06:20:13PM +0900, Christoph Hellwig wrote:
> This series adds a new set of functions that transparently use the right
> type of interrupt (MSI-X, MSI, legacy interrupt line) for a PCI device,
> and if multiple vectors are supported automatically spreads the irq
> routing to different CPUs.  This will allow the block layer (and hopefully
> other consumers in the future) to use this information for mapping
> queues to fit the interrupt affinity.
> 
> For the last patche to work you need to merge the irq/for-block branch of
> 
>    https://git.kernel.org/pub/scm/linux/kernel/git/tip/tip
> 
> first.
> 
> There also is a git tree available at:
> 
>    git://git.infradead.org/users/hch/block.git pci-irq-spreading
> 
> Gitweb:
> 
>    http://git.infradead.org/users/hch/block.git/shortlog/refs/heads/pci-irq-spreading
> 
> Changes since V1
>  - change return values for the minmum vector check
>  - improve the documentation
> 
> Changes since automatic interrupt affinity for MSI/MSI-X capable devices V3:
>  - add PCI_IRQ_NOLEGACY flag
>  - various error code fixes
>  - reuse the pci_enable_msi(x)_range code instead of duplicating it
>  - don't allocate msix_entry structures for the MSI-X case

I merged the irq/for-block branch, applied this series, and added
Alexander's Reviewed-by to the patches that didn't have it already.

As far as the if/return/else construct:

  if (x)
    return y;
  else if (z)
    ...

I removed the "else" in the other occurrences so the style is
consistently:

  if (x)
    return y;
  if (z)
    ...

This is all on my pci/msi-affinity branch for v4.8.

Thanks for all the work; I think this is a very nice change, and it's
great that all the documentation is updated as well.

Bjorn

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ