[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <17d796c59a2b63a494d1695a4d04ed6fc9f93c0c.1469193895.git.jpinto@synopsys.com>
Date: Fri, 22 Jul 2016 14:29:39 +0100
From: Joao Pinto <Joao.Pinto@...opsys.com>
To: helgaas@...nel.org, jingoohan1@...il.com
Cc: linux-pci@...r.kernel.org, linux-kernel@...r.kernel.org,
jszhang@...vell.com, CARLOS.PALMINHA@...opsys.com,
MiguelFalcao.Sousa@...opsys.com,
Joao Pinto <Joao.Pinto@...opsys.com>
Subject: [PATCH v2 2/2] pcie-designware: add core version
Signed-off-by: Joao Pinto <jpinto@...opsys.com>
---
changes v1->v2:
- Nothing changed. Just to keep up the patch set version.
drivers/pci/host/pcie-designware.c | 4 ++++
1 file changed, 4 insertions(+)
diff --git a/drivers/pci/host/pcie-designware.c b/drivers/pci/host/pcie-designware.c
index 9135725..3e4c600 100644
--- a/drivers/pci/host/pcie-designware.c
+++ b/drivers/pci/host/pcie-designware.c
@@ -34,6 +34,10 @@
#define LINK_WAIT_IATU_MIN 9000
#define LINK_WAIT_IATU_MAX 10000
+/* Core version (available from core 4.70) */
+#define PCIE_CORE_VERSION 0x8F8
+#define PCIE_CORE_VERSION_480A 0x3438302a
+
/* Synopsys specific PCIE configuration registers */
#define PCIE_PORT_LINK_CONTROL 0x710
#define PORT_LINK_MODE_MASK (0x3f << 16)
--
1.8.1.5
Powered by blists - more mailing lists