lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAPDyKFpT=5LHO49QrO=MuQUgrDULx5zug=L46SihEReNo5h7iA@mail.gmail.com>
Date:	Mon, 25 Jul 2016 10:49:02 +0200
From:	Ulf Hansson <ulf.hansson@...aro.org>
To:	Douglas Anderson <dianders@...omium.org>
Cc:	Heiko Stuebner <heiko@...ech.de>, Kishon <kishon@...com>,
	Shawn Lin <shawn.lin@...k-chips.com>,
	"open list:ARM/Rockchip SoC..." <linux-rockchip@...ts.infradead.org>,
	linux-mmc <linux-mmc@...r.kernel.org>,
	Brian Norris <briannorris@...omium.org>,
	"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
	Michal Simek <michal.simek@...inx.com>,
	Adrian Hunter <adrian.hunter@...el.com>,
	Sören Brinkmann <soren.brinkmann@...inx.com>,
	"linux-arm-kernel@...ts.infradead.org" 
	<linux-arm-kernel@...ts.infradead.org>
Subject: Re: [PATCH 0/3] mmc: Fixes for 150 MHz Rockchip eMMC series

On 27 June 2016 at 19:39, Douglas Anderson <dianders@...omium.org> wrote:
> Despite positive testing across a number of machines and a number of
> people, last week I got a report that my 150 MHz series was breaking
> things on a handful of boards.
>
> It turns out that reverting the patch to always power cycle across clock
> changes fixes things and reverting that patch also doesn't actually
> cause any known problems (and 150 MHz should even continue to work).
>
> Although we really need to get to the bottom of things, it seems
> expedient to revert while we're waiting for a better solution, hence
> this series.  Also in this series is further increase in the time we'll
> wait for the DLL to stabilize (found during reboot stress testing) and a
> fix to the way we handle the card clock being reported as 0 (needed for
> suspend/resume because of the revert we just did).
>
> It's expected that this series could go through Ulf's mmc tree (like the
> previous) with Kishon's Ack as appropriate.
>
>
> Douglas Anderson (3):
>   mmc: sdhci-of-arasan: Revert: Always power the PHY off/on when clock
>     changes
>   phy: rockchip-emmc: Be tolerant to card clock of 0 in power on
>   phy: rockchip-emmc: Wait even longer for the DLL to lock
>
>  drivers/mmc/host/sdhci-of-arasan.c | 21 +++++++----
>  drivers/phy/phy-rockchip-emmc.c    | 71 ++++++++++++++++++++++++++------------
>  2 files changed, 62 insertions(+), 30 deletions(-)
>
> --
> 2.8.0.rc3.226.g39d4020
>

Thanks, applied for next!

Kind regards
Uffe

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ