linux-kernel - [PATCH v6 3/3] arm: dts: mt2701: Add auxadc node.

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <1469613781-1296-4-git-send-email-zhiyong.tao@mediatek.com>
Date:	Wed, 27 Jul 2016 18:03:01 +0800
From:	Zhiyong Tao <zhiyong.tao@...iatek.com>
To:	<robh+dt@...nel.org>, <jic23@...nel.org>, <knaack.h@....de>,
	<lars@...afoo.de>, <pmeerw@...erw.net>
CC:	<srv_heupstream@...iatek.com>, <liguo.zhang@...iatek.com>,
	<yingjoe.chen@...iatek.com>, <eddie.huang@...iatek.com>,
	<erin.lo@...iatek.com>, <dawei.chien@...iatek.com>,
	<matthias.bgg@...il.com>, <s.hauer@...gutronix.de>,
	<devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
	<linux-arm-kernel@...ts.infradead.org>,
	<linux-iio@...r.kernel.org>, <linux-mediatek@...ts.infradead.org>,
	<robh@...nel.org>, Zhiyong Tao <zhiyong.tao@...iatek.com>
Subject: [PATCH v6 3/3] arm: dts: mt2701: Add auxadc node.

The commit adds auxadc nodes to the Mediatek MT2701 dtsi file.

Signed-off-by: Zhiyong Tao <zhiyong.tao@...iatek.com>
---
This patch dependents on "Add clock support for Mediatek MT2701"[1].
Please accept this patch together with [1].
[1]http://lists.infradead.org/pipermail/linux-mediatek/2016-June/005969.html
---
 arch/arm/boot/dts/mt2701.dtsi |    9 +++++++++
 1 file changed, 9 insertions(+)

diff --git a/arch/arm/boot/dts/mt2701.dtsi b/arch/arm/boot/dts/mt2701.dtsi
index 42d5a37..c0a2644 100644
--- a/arch/arm/boot/dts/mt2701.dtsi
+++ b/arch/arm/boot/dts/mt2701.dtsi
@@ -187,6 +187,15 @@
 		      <0 0x10216000 0 0x2000>;
 	};
 
+	auxadc: adc@...01000 {
+		compatible = "mediatek,mt2701-auxadc";
+		reg = <0 0x11001000 0 0x1000>;
+		clocks = <&pericfg CLK_PERI_AUXADC>;
+		clock-names = "main";
+		#io-channel-cells = <1>;
+		status = "disabled";
+	};
+
 	uart0: serial@...02000 {
 		compatible = "mediatek,mt2701-uart",
 			     "mediatek,mt6577-uart";
-- 
1.7.9.5