[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <1469757314-116169-1-git-send-email-apronin@chromium.org>
Date: Thu, 28 Jul 2016 18:55:12 -0700
From: Andrey Pronin <apronin@...omium.org>
To: Jarkko Sakkinen <jarkko.sakkinen@...ux.intel.com>
Cc: Peter Huewe <peterhuewe@....de>,
Marcel Selhorst <tpmdd@...horst.net>,
Jason Gunthorpe <jgunthorpe@...idianresearch.com>,
tpmdd-devel@...ts.sourceforge.net, linux-kernel@...r.kernel.org,
Christophe Ricard <christophe.ricard@...il.com>,
dtor@...omium.org, smbarber@...omium.org, dianders@...omium.org,
Andrey Pronin <apronin@...omium.org>
Subject: [PATCH v4 0/2] tpm: add driver for cr50 on SPI
This patchset adds support for H1 Secure Microcontroller running
Cr50 firmware. It implements several functions, including TPM-like
functionality, and communicates over SPI using the FIFO protocol
described in the PTP Spec, section 6.
H1 is a proprietary chip that the Chrome OS team is investigating
for inclusion in future Chromebooks.
Depends on the following patchset:
- tpm_tis_core: add optional max xfer size check
v2: Removed driver-specific sysfs attributes.
Compatible id changed to cr50 from cr50_spi.
Updated descriptions of the supported device/interface.
v3: Fixed potential race-condition with last_access_jiffies.
Started using tx_buf/rx_buf in cr50_spi_phy to avoid
potential problems with DMA.
Removed DT properties for fw timing parameters.
Fixed style.
v4: Fixed cacheline alignment for xfer buffers.
Andrey Pronin (2):
tpm: devicetree: document properties for cr50
tpm: add driver for cr50 on SPI
.../devicetree/bindings/security/tpm/cr50_spi.txt | 21 ++
drivers/char/tpm/Kconfig | 9 +
drivers/char/tpm/Makefile | 1 +
drivers/char/tpm/cr50_spi.c | 350 +++++++++++++++++++++
4 files changed, 381 insertions(+)
create mode 100644 Documentation/devicetree/bindings/security/tpm/cr50_spi.txt
create mode 100644 drivers/char/tpm/cr50_spi.c
--
2.6.6
Powered by blists - more mailing lists