| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Mon, 1 Aug 2016 11:03:09 +0800 From: Shawn Lin <shawn.lin@...k-chips.com> To: Rob Herring <robh@...nel.org> Cc: shawn.lin@...k-chips.com, Kishon Vijay Abraham I <kishon@...com>, linux-kernel@...r.kernel.org, linux-rockchip@...ts.infradead.org, Heiko Stuebner <heiko@...ech.de>, Doug Anderson <dianders@...omium.org>, Brian Norris <briannorris@...omium.org>, Wenrui Li <wenrui.li@...k-chips.com>, devicetree@...r.kernel.org Subject: Re: [PATCH v4 1/2] Documentation: bindings: add dt documentation for Rockchip PCIe PHY 在 2016/7/30 5:34, Rob Herring 写道: > On Fri, Jul 29, 2016 at 09:22:05AM +0800, Shawn Lin wrote: >> This patch adds a binding that describes the Rockchip PCIe PHY >> found on Rockchip SoCs PCIe interface. >> >> Signed-off-by: Shawn Lin <shawn.lin@...k-chips.com> >> >> --- >> >> Changes in v4: None >> Changes in v3: >> - rename the node to pcie_phy: pcie-phy suggested by Doug >> >> Changes in v2: >> - add clk and reset description >> - remove unit-address >> >> .../devicetree/bindings/phy/rockchip-pcie-phy.txt | 32 ++++++++++++++++++++++ >> 1 file changed, 32 insertions(+) >> create mode 100644 Documentation/devicetree/bindings/phy/rockchip-pcie-phy.txt > > Please add acks when posting new versions. yup, but I didn't see your ack for my previous version. Anyway, I will add it if needing to respin one, or Kishon could add it if all others look good to him when applying these? :) > > Rob > > > -- Best Regards Shawn Lin
Powered by blists - more mailing lists