[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <12790025.3tRiQgk9GG@diego>
Date: Thu, 04 Aug 2016 21:19:08 +0200
From: Heiko Stübner <heiko@...ech.de>
To: Xing Zheng <zhengxing@...k-chips.com>
Cc: mturquette@...libre.com, sboyd@...eaurora.org,
linux-clk@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-rockchip@...ts.infradead.org, linux-kernel@...r.kernel.org,
dianders@...omium.org, briannorris@...omium.org,
huangtao@...k-chips.com, zhangqing@...k-chips.com
Subject: Re: [PATCH v3 7/7] clk: rockchip: rk3399: Add support frac mode frequencies
Hi Xing,
Am Dienstag, 2. August 2016, 15:22:59 schrieb Xing Zheng:
> We need to support various display resolutions for external
> display devices like HDMI/DP, the frac mode can help us to
> acquire almost any frequencies, and need higher VCOs to reduce
> clock jitters.
>
> Signed-off-by: Xing Zheng <zhengxing@...k-chips.com>
why does this need to be a separate rate array and cannot live in the general
pll rate array?
The plls are general purpose, so we shouldn't limit them arbitarily.
I currently only see some frequencies (594MHz, 297MHz, 54MHz) that are present
in both arrays but have different settings. As your patch description says
that these settings reduce clock jitter, wouldn't the general frequencies also
profit from merging these new values into the general rate array?
Heiko
Powered by blists - more mailing lists