[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CABXOdTd_HVqQ2Hx5_TFpM3xhnMXz3JpaXG8QHkv6wAzUCtYp8Q@mail.gmail.com>
Date: Wed, 10 Aug 2016 15:19:41 -0700
From: Guenter Roeck <groeck@...gle.com>
To: Chris Zhong <zyw@...k-chips.com>
Cc: Douglas Anderson <dianders@...omium.org>,
Tomasz Figa <tfiga@...omium.org>,
Heiko Stübner <heiko@...ech.de>,
姚智情 <yzq@...k-chips.com>,
Guenter Roeck <groeck@...omium.org>, myungjoo.ham@...sung.com,
Chanwoo Choi <cw00.choi@...sung.com>,
wulf <wulf@...k-chips.com>,
Stéphane Marchesin <marcheu@...omium.org>,
"open list:ARM/Rockchip SoC..." <linux-rockchip@...ts.infradead.org>,
Kever Yang <kever.yang@...k-chips.com>,
Kishon Vijay Abraham I <kishon@...com>,
linux-kernel <linux-kernel@...r.kernel.org>,
linux-arm-kernel@...ts.infradead.org
Subject: Re: [v10 PATCH 2/5] phy: Add USB Type-C PHY driver for rk3399
On Tue, Aug 9, 2016 at 4:32 PM, Chris Zhong <zyw@...k-chips.com> wrote:
> Add a PHY provider driver for the rk3399 SoC Type-c PHY. The USB
> Type-C PHY is designed to support the USB3 and DP applications. The
> PHY basically has two main components: USB3 and DisplyPort. USB3
> operates in SuperSpeed mode and the DP can operate at RBR, HBR and
> HBR2 data rates. Hence, create 2 PHY deivces, the phy[0] for DP,
> and phy[1] for USB3.
>
> Signed-off-by: Chris Zhong <zyw@...k-chips.com>
> Signed-off-by: Kever Yang <kever.yang@...k-chips.com>
>
Reviewed-by: Guenter Roeck <groeck@...omium.org>
Tested-by: Guenter Roeck <groeck@...omium.org>
Powered by blists - more mailing lists