[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <57C54705.4070209@arm.com>
Date: Tue, 30 Aug 2016 09:42:45 +0100
From: Marc Zyngier <marc.zyngier@....com>
To: shankerd@...eaurora.org,
linux-kernel <linux-kernel@...r.kernel.org>,
linux-arm-kernel <linux-arm-kernel@...ts.infradead.org>
Cc: Thomas Gleixner <tglx@...utronix.de>,
Jason Cooper <jason@...edaemon.net>,
Vikram Sethi <vikrams@...eaurora.org>,
Philip Elcan <pelcan@...eaurora.org>
Subject: Re: [PATCH] irqchip/gicv3-its: Enable cacheable attribute
Read-allocate hints
On 29/08/16 16:35, Shanker Donthineni wrote:
> Marc,
>
> Are you planning to push this change? I talked to Qualcomm ITS hw team
> and they told me nice to have this change even though we see a small gain.
Hi Shanker,
As I asked before, I'd like to know what is the actual gain on real HW,
and how you measured it, so that I can try and make sure this doesn't
introduce regressions on other implementations. If it does, then we'll
probably have to quirk it.
Thanks,
M.
--
Jazz is not dead. It just smells funny...
Powered by blists - more mailing lists