linux-kernel - [PATCH] ARM: dts: msm8974: Add definitions for QCE & cryptobam

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Message-Id: <20160830153740.13275-1-voker57@gmail.com>
Date:   Tue, 30 Aug 2016 18:37:40 +0300
From:   Iaroslav Gridin <voker57@...il.com>
To:     andy.gross@...aro.org
Cc:     david.brown@...aro.org, robh+dt@...nel.org, mark.rutland@....com,
        linux@...linux.org.uk, linux-arm-msm@...r.kernel.org,
        linux-soc@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
        linux-kernel@...r.kernel.org, Voker57 <voker57@...il.com>
Subject: [PATCH] ARM: dts: msm8974: Add definitions for QCE & cryptobam

From: Voker57 <voker57@...il.com>

Add device tree definitions for Qualcomm Cryptography engine and its BAM
Signed-off-by: Iaroslav Gridin <voker57@...il.com>
---
 arch/arm/boot/dts/qcom-msm8974.dtsi | 42 +++++++++++++++++++++++++++++++++++++
 1 file changed, 42 insertions(+)

diff --git a/arch/arm/boot/dts/qcom-msm8974.dtsi b/arch/arm/boot/dts/qcom-msm8974.dtsi
index 561d4d1..c0da739 100644
--- a/arch/arm/boot/dts/qcom-msm8974.dtsi
+++ b/arch/arm/boot/dts/qcom-msm8974.dtsi
@@ -287,6 +287,48 @@
 			reg = <0xf9011000 0x1000>;
 		};
 
+		cryptobam: dma@...44000 {
+			compatible = "qcom,bam-v1.4.0";
+			reg = <0xfd444000 0x15000>;
+			interrupts = <0 236 0>;
+			clocks = <&gcc GCC_CE2_AHB_CLK>,
+				 <&gcc GCC_CE2_AXI_CLK>,
+				 <&gcc GCC_CE2_CLK>;
+			clock-names = "bam_clk", "axi_clk", "core_clk";
+			#dma-cells = <1>;
+			qcom,ee = <1>;
+			qcom,controlled-remotely;
+			};
+
+		qcom,qcrypto@...40000 {
+			compatible = "qcom,crypto-v5.1";
+			reg = <0xfd45a000 0x6000>;
+			reg-names = "crypto-base";
+			interrupts = <0 236 0>;
+			qcom,bam-pipe-pair = <2>;
+			qcom,ce-hw-instance = <1>;
+			qcom,ce-device = <0>;
+			clocks = <&gcc GCC_CE2_CLK>,
+				 <&gcc GCC_CE2_AHB_CLK>,
+				 <&gcc GCC_CE2_AXI_CLK>,
+				 <&gcc CE2_CLK_SRC>;
+
+			dmas = <&cryptobam 2>, <&cryptobam 3>;
+			dma-names = "rx", "tx";
+			clock-names = "core", "iface", "bus", "core_src";
+			qcom,clk-mgmt-sus-res;
+			qcom,msm-bus,name = "qcrypto-noc";
+
+			qcom,msm-bus,num-cases = <2>;
+			qcom,msm-bus,num-paths = <1>;
+			qcom,use-sw-aes-cbc-ecb-ctr-algo;
+			qcom,use-sw-aes-xts-algo;
+			qcom,use-sw-ahash-algo;
+			qcom,msm-bus,vectors-KBps = <56 512 0 0>,
+						    <56 512 3936000 393600>;
+			};
+
+
 		timer@...20000 {
 			#address-cells = <1>;
 			#size-cells = <1>;
-- 
2.9.3