lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Fri, 2 Sep 2016 17:40:52 -0700 From: Hoan Tran <hotran@....com> To: Michael Turquette <mturquette@...libre.com>, Rob Herring <robh+dt@...nel.org>, Stephen Boyd <sboyd@...eaurora.org>, Mark Rutland <mark.rutland@....com> Cc: linux-clk@...r.kernel.org, devicetree@...r.kernel.org, linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, lho@....com, Duc Dang <dhdang@....com>, Hoan Tran <hotran@....com> Subject: [PATCH v2 0/3] clk: xgene: Add PMD clock support Add X-Gene PMD clock support. PMD clock is implemented for a single register field. Output rate = parent_rate * (denominator - scale) / denominator with - denominator = bitmask of register field + 1 - scale = value of register field For example, for bitmask is 0x7, denominator will be 8 and scale will be computed and programmed accordingly. v2 * Imply clock shift and width by the compatible string as Rob's comments v1 * Initial Hoan Tran (3): Documentation: dtb: xgene: Add PMD clock binding clk: xgene: Add PMD clock arm64: dts: xgene: Add DT node for APM X-Gene 2 CPU clocks Documentation/devicetree/bindings/clock/xgene.txt | 18 ++ arch/arm64/boot/dts/apm/apm-shadowcat.dtsi | 56 ++++++ drivers/clk/clk-xgene.c | 221 ++++++++++++++++++++++ 3 files changed, 295 insertions(+) -- 1.9.1
Powered by blists - more mailing lists