[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1473069695-33092-2-git-send-email-shh.xie@gmail.com>
Date: Mon, 5 Sep 2016 18:01:29 +0800
From: <shh.xie@...il.com>
To: <devicetree@...r.kernel.org>, <robh+dt@...nel.org>,
<mark.rutland@....com>, <linux-arm-kernel@...ts.infradead.org>,
<catalin.marinas@....com>, <will.deacon@....com>,
<shawnguo@...nel.org>, <linux-kernel@...r.kernel.org>
CC: <arnd@...db.de>, Shaohui Xie <Shaohui.Xie@....com>
Subject: [PATCH 1/7] [v2] dt-bindings: fsl: updates bindings for some SoC-specific devices
From: Shaohui Xie <Shaohui.Xie@....com>
SCFG and DCFG are SoC-specific devices can be found on SoCs like LS1021A,
LS1043A and LS1046A, this patch updates bindings for SCFG and DCFG to
reflect more SoCs.
Signed-off-by: Shaohui Xie <Shaohui.Xie@....com>
---
changes in V2:
new patch.
Documentation/devicetree/bindings/arm/fsl.txt | 12 +++++++++---
1 file changed, 9 insertions(+), 3 deletions(-)
diff --git a/Documentation/devicetree/bindings/arm/fsl.txt b/Documentation/devicetree/bindings/arm/fsl.txt
index dbbc095..6f92d0b 100644
--- a/Documentation/devicetree/bindings/arm/fsl.txt
+++ b/Documentation/devicetree/bindings/arm/fsl.txt
@@ -97,7 +97,7 @@ Freescale LS1021A Platform Device Tree Bindings
Required root node compatible properties:
- compatible = "fsl,ls1021a";
-Freescale LS1021A SoC-specific Device Tree Bindings
+Freescale SoC-specific Device Tree Bindings
-------------------------------------------
Freescale SCFG
@@ -105,7 +105,10 @@ Freescale SCFG
configuration and status registers for the chip. Such as getting PEX port
status.
Required properties:
- - compatible: should be "fsl,ls1021a-scfg"
+ - compatible: Should contain a chip-specific compatible string,
+ Chip-specific strings are of the form "fsl,<chip>-scfg", such as:
+ "fsl,ls1021a-scfg"
+
- reg: should contain base address and length of SCFG memory-mapped registers
Example:
@@ -119,7 +122,10 @@ Freescale DCFG
configuration and status for the device. Such as setting the secondary
core start address and release the secondary core from holdoff and startup.
Required properties:
- - compatible: should be "fsl,ls1021a-dcfg"
+ - compatible: Should contain a chip-specific compatible string,
+ Chip-specific strings are of the form "fsl,<chip>-dcfg", such as:
+ "fsl,ls1021a-dcfg"
+
- reg : should contain base address and length of DCFG memory-mapped registers
Example:
--
2.1.0.27.g96db324
Powered by blists - more mailing lists