| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <1473235141-12768-6-git-send-email-jorik@kippendief.biz>
Date: Wed, 7 Sep 2016 09:58:58 +0200
From: jorik@...pendief.biz
To: wens@...e.org, maxime.ripard@...e-electrons.com
Cc: mark.rutland@....com, robh+dt@...nel.org,
devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-kernel@...r.kernel.org, Jorik Jonker <jorik@...pendief.biz>
Subject: [PATCH v4 5/8] dts: sun8i-h3: add pinmux definitions for UART2-3
From: Jorik Jonker <jorik@...pendief.biz>
These are the pinmux definitions for uarts2-3 on H3. These are the only
pins for these UARTS, but one could choose to use reduce them to only
RX/TX.
Signed-off-by: Jorik Jonker <jorik@...pendief.biz>
---
arch/arm/boot/dts/sun8i-h3.dtsi | 14 ++++++++++++++
1 file changed, 14 insertions(+)
diff --git a/arch/arm/boot/dts/sun8i-h3.dtsi b/arch/arm/boot/dts/sun8i-h3.dtsi
index 685755c..5cde54c 100644
--- a/arch/arm/boot/dts/sun8i-h3.dtsi
+++ b/arch/arm/boot/dts/sun8i-h3.dtsi
@@ -373,6 +373,20 @@
allwinner,drive = <SUN4I_PINCTRL_10_MA>;
allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
};
+
+ uart2_rts_cts_pins: uart2_rts_cts {
+ allwinner,pins = "PA0", "PA1", "PA2", "PA3";
+ allwinner,function = "uart2";
+ allwinner,drive = <SUN4I_PINCTRL_10_MA>;
+ allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
+ };
+
+ uart3_rts_cts_pins: uart3_rts_cts {
+ allwinner,pins = "PA13", "PA14", "PA15", "PA16";
+ allwinner,function = "uart3";
+ allwinner,drive = <SUN4I_PINCTRL_10_MA>;
+ allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
+ };
};
timer@...20c00 {
--
2.7.4
Powered by blists - more mailing lists