[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <d797bb0d-41b5-45a7-6faf-95baaab0215b@oracle.com>
Date: Wed, 7 Sep 2016 09:11:05 -0700
From: Santosh Shilimkar <santosh.shilimkar@...cle.com>
To: Suman Anna <s-anna@...com>, Santosh Shilimkar <ssantosh@...nel.org>
Cc: Russell King <linux@...linux.org.uk>,
Rob Herring <robh+dt@...nel.org>,
linux-arm-kernel@...ts.infradead.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, Tero Kristo <t-kristo@...com>,
Murali Karicheri <m-karicheri2@...com>,
Vitaly Andrianov <vitalya@...com>
Subject: Re: [PATCH 0/5] Use mmio-sram driver for Keystone MSMC RAM
Hi Suman,
On 9/1/2016 3:58 PM, Suman Anna wrote:
> Hi,
>
> The Keystone 2 family of SoCs have an on-chip RAM called the
> Multicore Shared Memory (MSM) RAM. This RAM is accessible through
> the Multicore Shared Memory Controller (MSMC). This series represents
> these on-chip RAMs as sram nodes so that the memory allocations
> can be managed by the in-kernel mmio-sram driver.
>
> The first 4 patches adds the basic SRAM nodes on each of the SoCs,
> and the last patch enables the generic on-chip SRAM driver for
> keystone defconfig.
>
The series looks good in general but I would like to understand
the users of this memory in kernel. Is that going to be posted
as a follow up patch ? Is the Power controller going to make
use of this SRAM for PM code ?
Regards,
Santosh
Powered by blists - more mailing lists