lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <87vay6iyhw.fsf@linux.intel.com>
Date:   Thu, 08 Sep 2016 11:31:23 +0300
From:   Felipe Balbi <felipe.balbi@...ux.intel.com>
To:     Lu Baolu <baolu.lu@...ux.intel.com>
Cc:     linux-usb@...r.kernel.org, linux-kernel@...r.kernel.org,
        stable@...r.kernel.org
Subject: Re: [PATCH 1/1] usb: dwc3: avoid setting ClearPendIn for Intel Cherry Trail devices


Hi Baolu,

Lu Baolu <baolu.lu@...ux.intel.com> writes:
> Hi Felipe,
>
> On 09/07/2016 11:05 AM, Lu Baolu wrote:
>> Commit 50c763f8c1bac ("usb: dwc3: Set the ClearPendIN bit on Clear
>> Stall EP command") causes Clear Stall EP command failure on Intel
>> Cherry Trail devices. This patch add a quirk to avoid setting this
>> bit for those Intel devices.
>>
>> Cc: stable@...r.kernel.org # 4.7+
>> Signed-off-by: Lu Baolu <baolu.lu@...ux.intel.com>
>
> Please ignore this patch. It's not a quirk, but a bug.
> I will send you a fix soon. Sorry for disturbing.

that's okay, thanks for letting me know.

-- 
balbi

Download attachment "signature.asc" of type "application/pgp-signature" (801 bytes)

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ