linux-kernel - [PATCH 1/4] Documentation: dt: serial: Add TX FIFO load size

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Thu, 8 Sep 2016 11:12:18 -0500
From:   <tthayer@...nsource.altera.com>
To:     <gregkh@...uxfoundation.org>, <robh+dt@...nel.org>,
        <mark.rutland@....com>, <lftan@...era.com>, <jslaby@...e.com>,
        <arnd@...db.de>, <peter@...leysoftware.com>,
        <andriy.shevchenko@...ux.intel.com>, <anton.wuerfel@....de>,
        <phillip.raffeck@....de>, <yegorslists@...glemail.com>,
        <matwey@....msu.ru>, <mail@...iej.szmigiero.name>
CC:     <peter.ujfalusi@...com>, <jonathanh@...dia.com>,
        <dongsheng.wang@....com>, <luis@...ethencourt.com>,
        <linux-kernel@...r.kernel.org>, <linux-serial@...r.kernel.org>,
        <devicetree@...r.kernel.org>, <tthayer.linux@...il.com>,
        <tthayer@...nsource.altera.com>, <nios2-dev@...ts.rocketboards.org>
Subject: [PATCH 1/4] Documentation: dt: serial: Add TX FIFO load size

From: Thor Thayer <tthayer@...nsource.altera.com>

Add the device tree bindings needed to support the TX FIFO
load size.

Signed-off-by: Thor Thayer <tthayer@...nsource.altera.com>
---
 Documentation/devicetree/bindings/serial/8250.txt |    1 +
 1 file changed, 1 insertion(+)

diff --git a/Documentation/devicetree/bindings/serial/8250.txt b/Documentation/devicetree/bindings/serial/8250.txt
index f5561ac..93de5ef 100644
--- a/Documentation/devicetree/bindings/serial/8250.txt
+++ b/Documentation/devicetree/bindings/serial/8250.txt
@@ -45,6 +45,7 @@ Optional properties:
 - {rts,cts,dtr,dsr,rng,dcd}-gpios: specify a GPIO for RTS/CTS/DTR/DSR/RI/DCD
   line respectively. It will use specified GPIO instead of the peripheral
   function pin for the UART feature. If unsure, don't specify this property.
+- tx-loadsz: the number of bytes that can be loaded into the TX FIFO.
 
 Note:
 * fsl,ns16550:
-- 
1.7.9.5