lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Wed, 14 Sep 2016 14:25:54 +0200 From: Arnd Bergmann <arnd@...db.de> To: linux-arm-kernel@...ts.infradead.org Cc: Zhichang Yuan <yuanzhichang@...ilicon.com>, linux-kernel@...r.kernel.org, linuxarm@...wei.com, devicetree@...r.kernel.org, lorenzo.pieralisi@....com, benh@...nel.crashing.org, minyard@....org, linux-pci@...r.kernel.org, gabriele.paoloni@...wei.com, john.garry@...wei.com, will.deacon@....com, xuwei5@...ilicon.com, linux-serial@...r.kernel.org, gregkh@...uxfoundation.org, zourongrong@...il.com, liviu.dudau@....com, kantyzc@....com, zhichang.yuan02@...il.com Subject: Re: [PATCH V3 3/4] ARM64 LPC: support serial based on low-pin-count On Wednesday, September 14, 2016 8:15:53 PM CEST Zhichang Yuan wrote: > From: "zhichang.yuan" <yuanzhichang@...ilicon.com> > > On Hip06 platform, a 16550 compatible UART is connected to low-pin-count and > controlled through the LPC I/O cycles. After registering the LPC uart specific > serial_in/serial_out to 8250 core driver, serial data can be read/written > through the LPC. > > Signed-off-by: zhichang.yuan <yuanzhichang@...ilicon.com> > I still think this should be handled by 8250_of.c after the addition of support for IORESOURCE_IO. Arnd
Powered by blists - more mailing lists