linux-kernel - Re: [PATCH v2 0/8] Support Intel® Turbo Boost Max Technology 3.0

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <1474041827.3916.92.camel@linux.intel.com>
Date:   Fri, 16 Sep 2016 09:03:47 -0700
From:   Tim Chen <tim.c.chen@...ux.intel.com>
To:     One Thousand Gnomes <gnomes@...rguk.ukuu.org.uk>,
        Pavel Machek <pavel@....cz>
Cc:     Srinivas Pandruvada <srinivas.pandruvada@...ux.intel.com>,
        rjw@...ysocki.net, tglx@...utronix.de, mingo@...hat.com,
        bp@...e.de, peterz@...radead.org, x86@...nel.org,
        linux-pm@...r.kernel.org, linux-kernel@...r.kernel.org,
        linux-acpi@...r.kernel.org
Subject: Re: [PATCH v2 0/8] Support Intel® Turbo Boost
 Max Technology 3.0

On Thu, 2016-09-15 at 13:46 +0100, One Thousand Gnomes wrote:
> On Thu, 15 Sep 2016 14:14:30 +0200
> Pavel Machek <pavel@....cz> wrote:
> 
> > 
> > Hi!
> > 
> > > 
> > > - Feature is enabled by default for single socket systems
> > > 
> > > With Intel® Turbo Boost Max Technology 3.0 (ITMT), single-threaded performance is
> > > optimized by identifying processor's fastest core and running critical workloads
> > > on it.
> > > Refere to:
> > > http://www.intel.com/content/www/us/en/architecture-and-technology/turbo-boost/turbo-boost-max-technology.html  
> > That does not really explain much.
> > 
> > How does it work? Do the different cores have different max
> > frequencies due to manufacturing differences? Ot is it running the
> > workload on coldest core?
> That's all down to the CPU, not architectural and may change.
> 
> The ACPI tables describe which cores to use, whether that relates to
> manufacturing, positioning or whatever isn't exposed.

Please refer to patches 
acpi: Enable HWP CPPC objects 
acpi: bus: Set _OSC for diverse core support
cpufreq: intel_pstate: Use CPPC to get max performance

for how the differences in core's capabilities are exposed to OS.

The asymmetric packing feature in the scheduler defines an
order of which core should be scheduled with a load first.
By using this feature, we can put load first on 
the core that can be boosted to the highest
frequency.

Tim