[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <1474368540-186535-1-git-send-email-john.garry@huawei.com>
Date: Tue, 20 Sep 2016 18:48:57 +0800
From: John Garry <john.garry@...wei.com>
To: <jejb@...ux.vnet.ibm.com>, <martin.petersen@...cle.com>,
<devicetree@...r.kernel.org>, <mark.rutland@....com>,
<robh+dt@...nel.org>
CC: <linuxarm@...wei.com>, <zhangfei.gao@...aro.org>,
<xuwei5@...ilicon.com>, <john.garry2@...l.dcu.ie>,
<linux-scsi@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
<hare@...e.com>, John Garry <john.garry@...wei.com>
Subject: [PATCH 0/3] hisi_sas add hip07 support
This patchset introduces support for hip07 SoC.
The hip07 SoC has the same v2 hw as in hip06.
Support for different reference clock is required
as some SAS registers need be programmed
differently, depending on the refclock rate.
Related patchset:
- https://patchwork.ozlabs.org/patch/665172/
Once 4.9-rc1 is released, the D03 dts can be
updated for the refclock.
Note: there will be only 1 D03 dts, UEFI will update
the refclock rate for that board in the fdt at
boot time.
John Garry (3):
devicetree: bindings: scsi: hisi_sas add hip07 support
hisi_sas: add device tree support for hip07
hisi_sas: add v2 hw support for different refclk
Documentation/devicetree/bindings/scsi/hisilicon-sas.txt | 3 ++-
drivers/scsi/hisi_sas/hisi_sas.h | 2 ++
drivers/scsi/hisi_sas/hisi_sas_main.c | 7 +++++++
drivers/scsi/hisi_sas/hisi_sas_v2_hw.c | 8 ++++++--
4 files changed, 17 insertions(+), 3 deletions(-)
--
1.9.1
Powered by blists - more mailing lists