lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <tip-6982530eab096939f9c5b607a5ce8078df19737e@git.kernel.org>
Date:   Tue, 20 Sep 2016 14:31:12 -0700
From:   tip-bot for Paul Burton <tipbot@...or.com>
To:     linux-tip-commits@...r.kernel.org
Cc:     daniel.lezcano@...aro.org, linux-kernel@...r.kernel.org,
        hpa@...or.com, paul.burton@...tec.com, mingo@...nel.org,
        tglx@...utronix.de
Subject: [tip:timers/core] clocksource/mips-gic-timer: Stop checking
 cpu_has_counter

Commit-ID:  6982530eab096939f9c5b607a5ce8078df19737e
Gitweb:     http://git.kernel.org/tip/6982530eab096939f9c5b607a5ce8078df19737e
Author:     Paul Burton <paul.burton@...tec.com>
AuthorDate: Tue, 13 Sep 2016 17:56:44 +0100
Committer:  Thomas Gleixner <tglx@...utronix.de>
CommitDate: Tue, 20 Sep 2016 23:24:33 +0200

clocksource/mips-gic-timer: Stop checking cpu_has_counter

The cpu_has_counter macro indicates whether the current CPU has a
working coprocessor 0 count & compare registers, and has no bearing on
the GIC. Stop checking it.

Signed-off-by: Paul Burton <paul.burton@...tec.com>
Cc: linux-mips@...ux-mips.org
Cc: Daniel Lezcano <daniel.lezcano@...aro.org>
Link: http://lkml.kernel.org/r/20160913165644.627-2-paul.burton@imgtec.com
Signed-off-by: Thomas Gleixner <tglx@...utronix.de>

---
 drivers/clocksource/mips-gic-timer.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/clocksource/mips-gic-timer.c b/drivers/clocksource/mips-gic-timer.c
index 802055b..7a960cd 100644
--- a/drivers/clocksource/mips-gic-timer.c
+++ b/drivers/clocksource/mips-gic-timer.c
@@ -109,7 +109,7 @@ static int gic_clockevent_init(void)
 {
 	int ret;
 
-	if (!cpu_has_counter || !gic_frequency)
+	if (!gic_frequency)
 		return -ENXIO;
 
 	ret = setup_percpu_irq(gic_timer_irq, &gic_compare_irqaction);

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ