lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:   Wed, 21 Sep 2016 05:19:02 -0700
From:   tip-bot for Alexandre TORGUE <tipbot@...or.com>
To:     linux-tip-commits@...r.kernel.org
Cc:     robh+dt@...nel.org, jason@...edaemon.net, tglx@...utronix.de,
        linus.walleij@...aro.org, linux-kernel@...r.kernel.org,
        alexandre.torgue@...com, hpa@...or.com, mark.rutland@....com,
        daniel.thompson@...aro.org, marc.zyngier@....com, mingo@...nel.org
Subject: [tip:irq/core] Documentation/dt-bindings: Document STM32 EXTI
 controller bindings

Commit-ID:  3027f78bb7243bef28c103507fc857e1471d769d
Gitweb:     http://git.kernel.org/tip/3027f78bb7243bef28c103507fc857e1471d769d
Author:     Alexandre TORGUE <alexandre.torgue@...com>
AuthorDate: Tue, 20 Sep 2016 18:00:56 +0200
Committer:  Thomas Gleixner <tglx@...utronix.de>
CommitDate: Wed, 21 Sep 2016 14:13:21 +0200

Documentation/dt-bindings: Document STM32 EXTI controller bindings

Originally-from: Maxime Coquelin <mcoquelin.stm32@...il.com>
Signed-off-by: Alexandre TORGUE <alexandre.torgue@...com>
Cc: Mark Rutland <mark.rutland@....com>
Cc: devicetree@...r.kernel.org
Cc: Daniel Thompson <daniel.thompson@...aro.org>
Cc: Jason Cooper <jason@...edaemon.net>
Cc: arnd@...db.de
Cc: Marc Zyngier <marc.zyngier@....com>
Cc: bruherrera@...il.com
Cc: Linus Walleij <linus.walleij@...aro.org>
Cc: linux-gpio@...r.kernel.org
Cc: Rob Herring <robh+dt@...nel.org>
Cc: lee.jones@...aro.org
Cc: linux-arm-kernel@...ts.infradead.org
Link: http://lkml.kernel.org/r/1474387259-18926-2-git-send-email-alexandre.torgue@st.com
Signed-off-by: Thomas Gleixner <tglx@...utronix.de>

---
 .../bindings/interrupt-controller/st,stm32-exti.txt  | 20 ++++++++++++++++++++
 1 file changed, 20 insertions(+)

diff --git a/Documentation/devicetree/bindings/interrupt-controller/st,stm32-exti.txt b/Documentation/devicetree/bindings/interrupt-controller/st,stm32-exti.txt
new file mode 100644
index 0000000..6e7703d
--- /dev/null
+++ b/Documentation/devicetree/bindings/interrupt-controller/st,stm32-exti.txt
@@ -0,0 +1,20 @@
+STM32 External Interrupt Controller
+
+Required properties:
+
+- compatible: Should be "st,stm32-exti"
+- reg: Specifies base physical address and size of the registers
+- interrupt-controller: Indentifies the node as an interrupt controller
+- #interrupt-cells: Specifies the number of cells to encode an interrupt
+  specifier, shall be 2
+- interrupts: interrupts references to primary interrupt controller
+
+Example:
+
+exti: interrupt-controller@...13c00 {
+	compatible = "st,stm32-exti";
+	interrupt-controller;
+	#interrupt-cells = <2>;
+	reg = <0x40013C00 0x400>;
+	interrupts = <1>, <2>, <3>, <6>, <7>, <8>, <9>, <10>, <23>, <40>, <41>, <42>, <62>, <76>;
+};

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ