lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20160923092550.GG9101@cbox>
Date:   Fri, 23 Sep 2016 11:25:50 +0200
From:   Christoffer Dall <christoffer.dall@...aro.org>
To:     Alison Wang <b18965@...escale.com>
Cc:     marc.zyngier@....com, rkrcmar@...hat.com, linux@...linux.org.uk,
        linux-arm-kernel@...ts.infradead.org, kvmarm@...ts.cs.columbia.edu,
        kvm@...r.kernel.org, linux-kernel@...r.kernel.org,
        jason.jin@....com, alison.wang@....com
Subject: Re: [PATCH] arm/arm64: KVM: Add support for ARMv8 AArch32 execution
 state

On Fri, Sep 23, 2016 at 03:13:25PM +0800, Alison Wang wrote:
> The ARMv8 architecture supports two execution state, AArch64 and
> AArch32. To support KVM in AArch32 execution state for ARMv8, Cortex-A53
> and Cortex-A72 need to be added for target-specific checks.
> 
> Signed-off-by: Alison Wang <alison.wang@....com>
> ---
>  arch/arm/include/asm/cputype.h | 2 ++
>  arch/arm/kvm/guest.c           | 2 ++
>  2 files changed, 4 insertions(+)
> 
> diff --git a/arch/arm/include/asm/cputype.h b/arch/arm/include/asm/cputype.h
> index 754f86f..4f8c632 100644
> --- a/arch/arm/include/asm/cputype.h
> +++ b/arch/arm/include/asm/cputype.h
> @@ -75,6 +75,8 @@
>  #define ARM_CPU_PART_CORTEX_A12		0x4100c0d0
>  #define ARM_CPU_PART_CORTEX_A17		0x4100c0e0
>  #define ARM_CPU_PART_CORTEX_A15		0x4100c0f0
> +#define ARM_CPU_PART_CORTEX_A53_AARCH32	0x4100d030
> +#define ARM_CPU_PART_CORTEX_A72_AARCH32	0x4100d080
>  #define ARM_CPU_PART_MASK		0xff00fff0
>  
>  /* DEC implemented cores */
> diff --git a/arch/arm/kvm/guest.c b/arch/arm/kvm/guest.c
> index 9aca920..462a099 100644
> --- a/arch/arm/kvm/guest.c
> +++ b/arch/arm/kvm/guest.c
> @@ -252,6 +252,8 @@ int __attribute_const__ kvm_target_cpu(void)
>  {
>  	switch (read_cpuid_part()) {
>  	case ARM_CPU_PART_CORTEX_A7:
> +	case ARM_CPU_PART_CORTEX_A53_AARCH32:
> +	case ARM_CPU_PART_CORTEX_A72_AARCH32:

huh?  why are we mapping A53 and A72 cores to an A7 core?

-Christoffer

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ