lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <1474917546-13772-1-git-send-email-boris.ostrovsky@oracle.com>
Date:   Mon, 26 Sep 2016 15:19:06 -0400
From:   Boris Ostrovsky <boris.ostrovsky@...cle.com>
To:     tglx@...utronix.de, mingo@...hat.com, hpa@...or.com, x86@...nel.org
Cc:     alexander.shishkin@...ux.intel.com, peterz@...radead.org,
        bp@...e.de, linux-kernel@...r.kernel.org,
        boris.ostrovsky@...cle.com
Subject: [PATCH] perf/bts: Don't try handling BTS interrupt if BTS is not enabled

Otherwise we will try to dereference ds which has not been allocated.

Signed-off-by: Boris Ostrovsky <boris.ostrovsky@...cle.com>
---
 arch/x86/events/intel/bts.c | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/arch/x86/events/intel/bts.c b/arch/x86/events/intel/bts.c
index bdcd651..1f5657f 100644
--- a/arch/x86/events/intel/bts.c
+++ b/arch/x86/events/intel/bts.c
@@ -451,6 +451,9 @@ int intel_bts_interrupt(void)
 	s64 old_head;
 	int err = -ENOSPC, handled = 0;
 
+	if (!x86_pmu.bts)
+		return 0;
+
 	/*
 	 * The only surefire way of knowing if this NMI is ours is by checking
 	 * the write ptr against the PMI threshold.
-- 
1.8.3.1

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ