lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Sat, 15 Oct 2016 21:27:49 +0200 From: Robert Jarzmik <robert.jarzmik@...e.fr> To: Rob Herring <robh+dt@...nel.org>, Mark Rutland <mark.rutland@....com>, Nicolas Pitre <nico@...xnic.net>, Russell King - ARM Linux <linux@...linux.org.uk>, Arnd Bergmann <arnd@...db.de> Cc: netdev@...r.kernel.org, devicetree@...r.kernel.org, linux-kernel@...r.kernel.org, Robert Jarzmik <robert.jarzmik@...e.fr> Subject: [PATCH v2 2/3] net: smc91x: take into account half-word workaround For device-tree builds, platforms such as mainstone, idp and stargate2 must have their u16 writes all aligned on 32 bit boundaries. This is already enabled in platform data builds, and this patch adds it to device-tree builds. Signed-off-by: Robert Jarzmik <robert.jarzmik@...e.fr> --- Since v1: rename dt property to pxa-u16-align4 --- drivers/net/ethernet/smsc/smc91x.c | 2 ++ 1 file changed, 2 insertions(+) diff --git a/drivers/net/ethernet/smsc/smc91x.c b/drivers/net/ethernet/smsc/smc91x.c index 5658c2b28ec8..c14676805d06 100644 --- a/drivers/net/ethernet/smsc/smc91x.c +++ b/drivers/net/ethernet/smsc/smc91x.c @@ -2329,6 +2329,8 @@ static int smc_drv_probe(struct platform_device *pdev) if (!device_property_read_u32(&pdev->dev, "reg-shift", &val)) lp->io_shift = val; + lp->half_word_align4 = + device_property_read_bool(&pdev->dev, "pxa-u16-align4"); } #endif -- 2.1.4
Powered by blists - more mailing lists