lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <cover.92d041a0a6fe40f1c8839cabb70247445eaffdfb.1476704881.git-series.maxime.ripard@free-electrons.com>
Date:   Mon, 17 Oct 2016 13:48:57 +0200
From:   Maxime Ripard <maxime.ripard@...e-electrons.com>
To:     Chen-Yu Tsai <wens@...e.org>,
        Maxime Ripard <maxime.ripard@...e-electrons.com>
Cc:     linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: [PATCH 0/6] ARM: sun5i: chip: Misc improvements

Hi,

This is a bunch of patches I gathered for the CHIP, that enables a few
things, like the WiFi regulators (and its associated power sequence), a few
optional buses, etc.

Let me know what you think,
Maxime

Antoine Tenart (1):
  ARM: sun5i: chip: add a node for the w1 gpio controller

Maxime Ripard (5):
  ARM: sun5i: chip: Enable Wi-Fi SDIO chip
  ARM: sun5i: Rename A10s pins
  ARM: sun5i: Add SPI2 pins
  ARM: sun5i: Add RGB 565 LCD pins
  ARM: sun5i: chip: Add optional buses

 arch/arm/boot/dts/sun5i-a10s-olinuxino-micro.dts |  4 +-
 arch/arm/boot/dts/sun5i-a10s.dtsi                |  4 +-
 arch/arm/boot/dts/sun5i-r8-chip.dts              | 69 +++++++++++++++++-
 arch/arm/boot/dts/sun5i.dtsi                     | 24 ++++++-
 4 files changed, 97 insertions(+), 4 deletions(-)

-- 
git-series 0.8.10

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ