lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <CAOMZO5BSGda6VUgkReOvfBHsZJQnZ25EA7Bj_Rhmz8XYMz_MMw@mail.gmail.com>
Date:   Mon, 17 Oct 2016 13:11:37 -0200
From:   Fabio Estevam <festevam@...il.com>
To:     Vladimir Murzin <vladimir.murzin@....com>
Cc:     linux-kernel <linux-kernel@...r.kernel.org>,
        Marc Zyngier <marc.zyngier@....com>,
        "linux-arm-kernel@...ts.infradead.org" 
        <linux-arm-kernel@...ts.infradead.org>
Subject: Re: [PATCH] irqchip: gic-v3-its: fix entry size mask for GITS_BASER

On Mon, Oct 17, 2016 at 1:00 PM, Vladimir Murzin
<vladimir.murzin@....com> wrote:
> Entry Size in GITS_BASER<n> occupies 5 bits [52:48], but we mask out 8
> bits.
>
> Fixes: cc2d3216f53c ("irqchip: GICv3: ITS command queue")

Looks like it needs the following tag then:

Cc: <stable@...r.kernel.org> # 3.19+

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ