[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <10119527.9b3VbjvMOc@phil>
Date: Fri, 21 Oct 2016 09:47:29 +0200
From: Heiko Stuebner <heiko@...ech.de>
To: Xing Zheng <zhengxing@...k-chips.com>
Cc: linux-rockchip@...ts.infradead.org, dianders@...gle.com,
zyw@...k-chips.com, Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...eaurora.org>, linux-clk@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH] clk: rockchip: add 533.25MHz to rk3399 clock rates table
Am Freitag, 21. Oktober 2016, 12:03:40 CEST schrieb Xing Zheng:
> We need to get the accurate 533.25MHz for the DP display.
>
> Signed-off-by: Xing Zheng <zhengxing@...k-chips.com>
applied to my clk-branch for 4.10
Thanks
Heiko
Powered by blists - more mailing lists